Ying W, Yun H, Xinyu X. Joint Optimization of Data Path and Memory Hierarchy for Deep Learning Accelerator Architectures. iajeet [Internet]. 2026 Mar. 25 [cited 2026 Apr. 17];2:13-8. Available from: https://h-tsp.com/index.php/iajeet/article/view/270