Ying, Wang, Han Yun, and Xu Xinyu. “Joint Optimization of Data Path and Memory Hierarchy for Deep Learning Accelerator Architectures”. International Academic Journal of Engineering and Technology Science 2 (March 25, 2026): 13–18. Accessed April 19, 2026. https://h-tsp.com/index.php/iajeet/article/view/270.