Ying, Wang, et al. “Joint Optimization of Data Path and Memory Hierarchy for Deep Learning Accelerator Architectures”. International Academic Journal of Engineering and Technology Science, vol. 2, Mar. 2026, pp. 13-18, https://h-tsp.com/index.php/iajeet/article/view/270.