W. Ying, H. Yun, and X. Xinyu, “Joint Optimization of Data Path and Memory Hierarchy for Deep Learning Accelerator Architectures”, iajeet, vol. 2, pp. 13–18, Mar. 2026.