Ying, W., Yun, H. and Xinyu, X. (2026) “Joint Optimization of Data Path and Memory Hierarchy for Deep Learning Accelerator Architectures”, International Academic Journal of Engineering and Technology Science, 2, pp. 13–18. Available at: https://h-tsp.com/index.php/iajeet/article/view/270 (Accessed: 17 April 2026).