Ying, Wang, Han Yun, and Xu Xinyu. 2026. “Joint Optimization of Data Path and Memory Hierarchy for Deep Learning Accelerator Architectures”. International Academic Journal of Engineering and Technology Science 2 (March):13-18. https://h-tsp.com/index.php/iajeet/article/view/270.