Ying, W., Yun, H., & Xinyu, X. (2026). Joint Optimization of Data Path and Memory Hierarchy for Deep Learning Accelerator Architectures. International Academic Journal of Engineering and Technology Science, 2, 13–18. Retrieved from https://h-tsp.com/index.php/iajeet/article/view/270