Ying, W.; Yun, H.; Xinyu, X. Joint Optimization of Data Path and Memory Hierarchy for Deep Learning Accelerator Architectures. iajeet 2026, 2, 13-18.