[1]
Ying, W. et al. 2026. Joint Optimization of Data Path and Memory Hierarchy for Deep Learning Accelerator Architectures. International Academic Journal of Engineering and Technology Science. 2, (Mar. 2026), 13–18.